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Abstract 
Over the past few years there has been an interest toward SoC (System on Chip) chips having features like low power, 
portable, high packing density, high speed, modularity, and low cost electronics increasing complexity of analog circuit 
design. A number of factors such as advancement of internet, mobile technology, defence and critical engineering areas 
are driving the increase of analog and Mixed-Signal (AMS) contention in SoC. As a result, there is an increasing need to 
re-design functioning of AMS designs for new technology processes within a short time span. A voltage controlled 
oscillator (VCO) is an integral part of many electronic systems and has many applications .Hence, there is huge demand 
for developing a technique which can answer such high level of complexity of VCO design in SoC by optimizing their 
performance parameters to desired specification. Therefore, it is an open, urgent as well as attractive research area.  
In this work, performance estimation of voltage controlled ring oscillator(R-VCO) is done using GUI based methodology. 
It has the two models such as implementation and behavioral models developed in Matlab/ Simulink and HDL coder 
environment. The implementation model is designed in SPICE compatible environment. The auto-generated test bench is 
obtained with the help behavioral model. This gives user confidence in the designed system before fabrication process. A 
design for a Voltage-controlled ring oscillator (R-VCO) is presented using 0.18um CMOS technology and 3.3V power 
supply. The VCO topology exhibits tuning range from 8 MHz to 454 MHz and features the low power dissipation of 
0.42mW at the maximum oscillation frequency. Phase noise measured for simulated circuit is -80dBc/Hz at 1MHz. 
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1. Introduction 
In response to economic drivers within the worldwide industry, the future design technology capability has 
been developed. The need for specific product classes has given rise to application-driven technology 
solutions [1]. These contain analog circuits that can be effectively processed analog signal and can be 
interfaced with digital circuit so that the advantages of both (analog + digital = mixed) signal processing can 
be exploited. The SoC is evolved from ASIC [1]. AMS designs are an important part of SoC as they link 
digital designs to analog world [2]. Usually, the analog circuit occupies only a small part of the area in AMS. 
The design of analog part is often the most time-consuming task and is also responsible for design errors 
which further involve expensive redesign iterations [3]. This problem occurs due to the significant difference 
in the design process of analog circuit compared to digital circuits. They widely differ from each other in 
terms of process technology and its scaling. 
The design cost can be hugely decreased by adopting innovative AMS design techniques. These techniques 
should address the increasing trend in ASIC design complexity with respect to number of transistors integrated 
on chip and overall chip area [4]. This market is forecasted to grow at a 13% compound annual growth rate 
and is expected to cross $806 million by the end 2012[5]. 
In today’s scenario, one of the critical areas for the use of SoC is communication particularly mobile 
communication where large number of AMS circuit demand to be integrated on single chip [6]. The following 
four basic analog circuits namely Low-noise amplifier (LNA) ,Voltage-controlled oscillator (VCO) ,Power 
amplifier (PA) and, Analog-to-digital converter (ADC)   are common  blocks of many AMS in particular 
communication chips [1].   
An oscillator is an integral part of many electronic systems and has many applications at wireless 
frequencies [7, 8]. Most of the application requires that oscillators to be tunable and their output frequency is a 
function of a control input, usually a voltage known as VCO. While formulating the design of VCO circuit, 
simplification is necessary. It is because there are many different circuits with different architectures 
depending upon the application. The design and process technology used to build these basic analog circuits 
also determines the performance of many other AMS circuits. Their performance requirements are 
representative of overall system performance [9].  
In this paper, we propose a design flow based on six main abstraction levels:  implementation model design 
in SPICE compatible environment, testing of design model by TCAD, design of sub-systems, Linking Matlab 
with Simulink (interface), behavioral model design, Auto test bench generation. We define a Behavioral 
Description Model (BDM) which is used in this stepwise design flow that starts from a purely algorithmic 
description and progressively refines the designed specific circuit by adding timing details obtained from 
implementation model.  
The implementation model designed in SPICE compatible environment, the designer wants to reuse or can 
be specified, analyzed and refined during the design space exploration to be next used for designing some 
system parts. The proposed approach allows faster simulation compared to RTL abstraction level and much 
faster exploration compared to models designed by expert designers. 
This paper is organized as follow: Section 2 introduces the problem formulation of sub-system using 
implementation model with refinement in the traditional specification and modeling approaches. Section 3 
presents the proposed design-flow of voltage controlled ring oscillator (R-VCO) and introduces the behavioral 
model. Section 4 briefly presents results and discussion of R-VCO obtained by the modeling. 
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2. Problem Formulations 
When design fails there is no way to identify what design parameter is causing the failure at analog cell 
design level or at basic level. To avoid overall chip failure as an end result, the maximum available analog 
design space for given constraints needs to be explored by carrying number of iterations and extensive 
simulation at the basic cell level design. 
The design and analysis of voltage controlled ring oscillator (R-VCO) is formulated using the methodology 
presented by author in [10]. The inverter and variable resistor are the two important circuits of the voltage 
controlled ring oscillator (R-VCO).  Therefore, the implementation models of these two circuits are designed 
in SPICE compatible environment. To explore maximum analog design space the models are designed by 
incorporating of basic analytical equation in the algorithm. The implementation models have minimum i.e less 
than five mosfets combinations to keep their design simple. While designing inverter the parameters like 
propagation delay, voltage transfer characteristics, driver to load ratio are the main parameters considered for 
optimization.  Whereas, for variable resistor design on resistance and driver to load ratio are the main 
performance parameters considered for optimization. These models are designed using LEVEL 3 SPICE 
model of CMOS 0.18um process.  
The performance of implementation models are validated in TCAD. Further, the sub systems are designed 
using implementation models. The designed R-VCO system is a combination of the three inverter sub-system 
and the variable resistor sub-system. The behavioral model redefines the designed specific circuit by adding 
timing details and is used for auto generation of test bench.  
In the next section, we present detail analysis and synthesis of R-VCO and its associated behavioral model. 
3. VCO Design 
In recent years, the voltage controlled ring oscillator (R-VCO) is an important component of many systems 
such, Biotelemetry [7] [11], mobile phone [8], PLL [12], etc as compared to LC oscillator. Therefore, 
designing of ring oscillator has a great impact on the overall system behavior. In recent years, the design of 
CMOS VCOs with low phase noise and low cost is a challenging research topic and has been studied 
extensively [13-16].  
The ring oscillator is a distributed version of the delay oscillator. The ring oscillator has two main 
topologies a single-ended and differential respectively. The single-ended topology power dissipation is 
calculated as per transition basis and has a better phase noise for a given power dissipation. The difference in 
phase noise for these two topologies becomes even larger when the number of stages increases. Therefore, the 
single ended topology is generally preferred.  
                          
 
 
 
Fig. 1. Block diagram of R-VCO                                                      Fig. 2. The circuit diagram of R-VCO using CMOS 
The block diagram of R-VCO with delay element is shown in the figure. 1 and the circuit diagram of R-
VCO using variable resistor known as transmission gate is shown in the figure. 2 respectively. The 
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implementation models of inverter and variable resistor sub –systems are developed with the help of physical 
signal in Matlab Simulink environment . 
 
A. Implementation model of CMOS inverter 
The implementation model of inverter is developed for simulation and modeling in SPICE environment and 
is shown in the figure 3. The average propagation delay of the inverter is the average time required for the 
input signal to propagate through inverter [7]. The inverter operates in the three different modes when there is 
a transition from low to high or high to low state of the output with respect to the input. 
 
 
 
 
 
 
 
 
 
Fig 3. CMOS inverter implementation model 
 The propagation delay i.e.  low to high  t pHL  and high to low  t pLH  and Vth  threshold voltage for 
CMOS inverter is calculated by the eq. 1,2 and 3  respectively. 
 From equation (1), (2) and (3), the propagation delay depends upon load capacitance and driver to 
load ratio.  The internal and external capacitance contributes to total capacitance which affect the switching 
speed of a CMOS transistor. For ring oscillator in most sub-micron CMOS technologies, drain-body junction 
apacitance Cdb and gate capacitance Cg are major contributors for total capacitance [17]. Secondly, based on 
simulation results (refer figure. 4), it is concluded that the obtainable delay reduction is very small beyond a 
point (0.95-1μm) and the delay asymptotically approaches a limit value of about 0.2ns. This is mainly 
determined by technology-specific parameters and independent of the extrinsic capacitance component.  
 
Therefore, the increase in channel width of NMOS beyond that point will result in a waste of the valuable 
silicon area. 
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Where, 
t p propogation delay, 
Cload   total load capacitance,
n
p
E
E  is driver to load ratio, VDD supply voltage,VTN  
threshold voltage of NMOS, and VTP  threshold voltage of PMOS. The testing of 0.18um CMOS process model 
is done in TCAD. The 2D model of NMOS along with its ID Vs Vds plot and ID Vs Vgs plot is shown in the 
figure. 5 (a) and 2D model of CMOS along with its doping profile is shown in the figure. 5 (b) respectively. 
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Fig. 4. The propagation delay variation w .r. t. width 
 
 
 
 
 
 
 
 
Fig. 5. (a)   NMOS 2D model and its characteristic curve in TCAD  (b)   CMOS 2D model in TCAD 
B.  Transmission gate: Implementation model 
The voltage transmission is a nonlinear process in transmission gate. Therefore, it is essential to define the 
large-signal equivalent resistance of a transmission gate. However, a simple analytical model for the variable 
resistor is possible to develop and is shown in the figure. 6. The variable resistance Rv  acting as a voltage-
controlled switch changes its value as per the gate voltage [18]. 
 
 
 
 
Fig. 6.   CMOS based variable resistor 
The effective resistance Rv  is given as 
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Where, THV  is the threshold voltage, DDV  is DC supply voltage MG  transconductance and CTRLV  is the gate control 
voltage. The designed sub-system for the transmission gate in CMOS 0.18um process is shown in the figure 7. 
 
Fig. 7.  The variable resistance sub-system                                      Fig. 8. The variation in eq.  resistance for the various gate voltages 
A wide-range tuning range for R-VCO can be achieved by proper selection of variable resistance. The effect of 
variation in driver to load ratio on equivalent gate resistance (refer the figure 9), it has been observed that the 
resistance offered by transmission gate decreases as the control voltage increases.  
C.  R-VCO:  System design 
The R-VCO system is a combination of the three inverter sub-system and the variable resistor sub-system as 
shown in the figure 9.  
 
Fig. 9. The designed R-VCO using CMOS transistors sub-system 
With reference to eq.(5), assuming the vR  is very small, i.e. ON state, the frequency can be approximated as 
[14] 
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Where N is no. of stages, C total capacitance and THV threshold voltage respectively. 
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4. Results and Discussion R-VCO 
The performance of designed voltage controlled ring oscillator is tested with respect to the driver to load ratio. 
The VCO characteristic curve is plotted for different values of driver to load of the inverter sub-system for 
constant driver to load ratio of two for variable resistance are shown in the figure 10. 
 
Fig. 10.   The effect on R-VCO characteristics with variation in inverter  
 The power supply VDD is fixed to 3.3V and controlled voltage range is varied from   0-3.3V. The 
obtained values of width and length are shown in the table 1. The phase noise of -80 dBc/Hz is obtained at 
1MHz offset frequency.     
Table 1: The Width/Length ratios of the MOS Transistors 
MOS Type              NMOS           PMOS 
Spaces ( )mP  Width Length Width  Length 
CMOS Inverter 0.96 0.24 0.96 0.24 
Transmission Gate 2.25 0.2 4.5 0.2 
 
 The highest tuning range i.e. 8MHz -454MHz for control voltage 0-3.3V is achieved with driver to 
load ratio of two for variable resistance and driver to load ratio value of one for inverter. In the next section, the 
results obtained by analytical equations and simulation model were compared with behavioral model.  
4. A Behavioral model and test bench results for R- VCO  
 
Only disadvantage a SPICE compatible implementation model is that simulation speed is more likely to much 
slower than the behavioral model. The behavioral model is simpler and potentially runs faster. The behavioral 
model for the R – VCO is designed to establish a link between Matlab Simulink and HDL coder.  The designed 
behavioral model for the R-VCO consists of a three inverter stage as shown in the figure11.  
 
 
Fig. 11.  Behavioral model of R-VCO 
4. B Linking Matlab and Simulink HDL coder 
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In this work, HDL code generation is done using hdllib.m utility for all HDL compatible models  
The linking Simulink model to HDL coder generate following resultant files. 
*.vhd: generates VHDL test bench code and generated test and output data.  
*.do: This script compiles and loads both the entity to be tested and the test bench code (tb.vhd). 
The generated test bench and script files reflect as invt_tb, invt_tb_compile.do, invt_tb_sim.do respectively. 
The automated generated VHDL code result is compared with analytical equations, implementation model and 
behavioral model is shown in table 2. The comparative plot of obtained results is shown in the figure. 12.  The 
performance of designed R- VCO is summarized in table 3 along with the reported results of other designs 
from the last decade.  
Table 2:   Comparative results for R-VCO 
 
Control 
Volt.(V) 
 
Propogation 
delay (ns) 
Analytical 
Frequency 
(MHz) 
Simulated Frequency (MHz) 
Implementation 
Model  
Behavioral 
Model  
Test 
Bench  
0.15 10 16.7 17 16 19 
0.2 4.5 35 36 35 37 
1.4 0.65 256 252 253 260 
3.3 0.367 450 454 450 456 
 
 
Fig. 12.    The comparative study of VCO characteristics 
 
Table 3:   The comparative study  for designed  R-VCO 
Ref.  [13]  [14]  [15]  [16]  This 
Work  
Tunning 
Range(MHz)  
661.5-
1270.7  
25-256  20-807  16-368.9  8-454  
Power mW  9  1.76  22  35  0.420  
Phase 
Noise@ 
Offset  
(dBc/Hz)  
-100 @ 
1MHz  
___  -108@ 
1MHz  
-88@ 
1MHz  
-80 @ 
1MHz  
Technology 
(μm)  
1.2  0.18  0.18  0.18  0.18  
No. of delay 
cells  
3  3  3  3  3  
Area  84*50  __ 60*51   __  5.76* 
1.44  
5. Conclusion 
In this work, a voltage controlled ring oscillator with tuning range of 8-454 MHz is designed using practical 
CAD GUI based design methodology which is supported at device level. The phase noise of -80 dBc/Hz is 
obtained at 1MHz offset frequency. The obtained experimental results are compared with analytical, behavioral 
model based results as well as reported results of other designer. 
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In future we propose to design charged Pump PLL application such as frequency synthesizer including 
designed R-VCO in Matlab Simulink environment. 
6. Acknowledgements 
The authors would like to thank Mr. Amit Saini TCAD, Cadre design system for the support provided while 
testing the performance of basic models. 
The authors would like to thank the anonymous reviewers for their useful comments and suggestions.  
References 
International technology roadmap for Semiconductors System Drivers, Industry Reports, Edition 2007. 
R. S. Soin, R. Maloberti, and J. Franca, Analogue-Digital ASICs, Peter Peregrinus Ltd.,  London, United Kingdom, 1991. 
 F. Fernandez, A. Rodriguez-Vazquez, J. Huertas, and G. Gielen, Symbolic Analysis Techniques, IEEE Press, 1998 
P. Boulet, “System on Chip Design-Embedded System Design Challenges,” Master recherché information, 2008-09. 
Ganesh Ramamurthy, “Forecast: Semiconductor Intellectual Property and Design Services Worldwide 2007-2012,” 15 July 2008. 
 Jan Crols, Stephane Donnay, Michiel Steyaert, and Georges Gielen, “A High-Level Design Optimization Tool for Analog RF Receiver 
Front-Ends,” Proc.    of IEEE Int. Conf. on CAD, pp. 550-553, Nov. 1995. 
N. Retdian, S. Takagi, N. Fujii, “Voltage Controlled Ring Oscillator with wide tuning range and fast voltage swing ,” Proc. IEEE Asia-
Pacific Conf. on ASIC  pp. 201 – 204, Aug.2002. 
B. Chuang, Z. Zhenyu, Z. Minxuan, “ A low-noise PLL design achieved by optimizing the loop bandwidth,” Jour. of Semicond. vol. 30, 
no. 8, pp.1-4, 2009. 
Ralf Brederlow,W. Weber,J Sauerer, S.Donnay,P. Wambacq, and M. Vertregt, “A Mixed-Signal Design Roadmap,” Proc. of IEEE Int. 
Conf. on Design & Test of  Computers, pp. 34-46,2001 
B. K. Mishra, Sandhya Save, Rupali Mane “New approach to design and implement oscillator for SoC application” in Proc. Of Int. Jour. 
of Recent Trends in Engineering & Technology, (ACEEE), USA, Nov 2011.   
Kyung-Soo Ha, Lee-Sup Kim, “Charge-Pump reducing current mismatch in DLLs and  PLLs,” Proc. IEEE Int. Symp. Circuit. and 
Systems ISCAS, 2006. 
Haihong Ma and Xiaohong Tang, “Study on design W-band PLL frequency synthesizer for space,” Proc. PIERS Electromagnetic 
Research Symp., pp. 342-345, March 2008. 
 M.Thamsirianunt, T. Kwasniewski, “CMOS VCO’s for PLL frequency synthesis in GHz digital mobile radio communications,” IEEE 
Jour. Solid State Circuits, vol. 32, no. 10, pp. 1511-1524, October 1997. 
M Sheu, T. Lin, Wei-Hung Hsu, “Wide frequency range Voltage Controlled Ring Oscillators based on Transmission Gates,” IEEE Int. 
Symp. on Circ. & Syst., 2005. 
J.Choi, K., Laskar, “A Ring VCO with Wide and Linear Tuning Characteristics for a Cognitive Radio System,”IEEE Int. Symposium on 
Radio Frequency Integrated Circuits, 2008. 
16.Nisha Gupta,“Voltage-controlled Ring Oscillator for low phase noise application,”Int. Jour. of Computers, vol. 14, no.5, January 2011. 
P. Yu, Z. Dong, Ming Gu, Y.S.Fa, Foster D., “A 430MHz-2.15GHz fractional-N Frequency Synthesizer for DVB and ABS-S 
Applications,”IEEE Conf. ,2009. 
I.Chul Hwang,C. Kim, &S. M. Kang , “A CMOS self-regulating vco with  low supply sensitivity,” IEEE  Jour. Solid-State Circuits, vol. 
39, no. 1, Jan. 2004.  
